

CLAIM AMENDMENT

Please **AMEND** claims 1-4, 6-11, and 14-16 and **ADD** new claims 19-20 as follows.

1. (Currently Amended) A flat panel display, comprising:

a system including an image processing part for deciding a timing format of an image data and generating a control signal for the image data; an encoder for encoding the image data and the control signal output from the image processing part into a RSDS specification, and a power output part for outputting a constant-voltage; ~~and~~

a display module in electrical communication with the system, said display module comprising:

CL
amt
a control board including a power supply part for converting the constant-voltage of the power output part into a predetermined voltage level;

a gray scale generating part for generating a gray scale voltage using the predetermined voltage level of the voltage converting part;

a gate voltage generating part for generating a gate on/off voltage using the predetermined voltage level of the voltage converting part; ~~and~~

a transmission line for transmitting the encoded image data and the control signal;

a first connecting member having a data driver that converts the RSDS specification into TTL data for generating a column signal when the image data, the control signal, and the gray scale voltage are applied;

a second connecting member having a scan driver for generating a scan signal when the control signal and the gate on/off voltage are applied; and

a flat panel for forming a picture using the scan signal and the column signal.

2. (Currently Amended) The flat panel display of claim 1, wherein said data driver comprises:

a first decoding means for decoding the data and the control signal ~~of the~~ into the TTL data;

a first register means for temporarily storing the TTL data decoded by the first decoding means; and

a first signal processing means for generating and outputting a column signal using the TTL data stored in the first register means, the control signal and the gray scale voltage.

Cl
amt
3. (Currently Amended) The flat panel display of claim 2, wherein the data and the control signal are transmitted in a mixed signal within a single channel, ~~are~~ and after being decoded by the first decoding means, ~~are the TTL data is~~ divided to be stored at a first register and a second register of the first register means; and ~~are~~ is output to the first signal processing means.

4. (Currently Amended) The flat panel display of claim 2, wherein the data and the control signal are separately transmitted through respective corresponding channels, ~~are~~ and after being respectively decoded by a first decoder and a second decoder of the first decoding means; ~~are the TTL data is~~ divided to be stored at a third register and a fourth register of the first register means; and ~~are~~ output to the first signal processing means.

5. (Original) The flat panel display of claim 1, wherein said scan driver comprises:
a second decoding means for decoding the control signal;
a second register means for temporarily storing the control signal decoded by the second decoding means; and
a second signal processing means for generating a scan signal using the control signal stored in the second register means and the gate on/off voltage.

6. (Currently Amended) A flat panel display, comprising:
a signal converting board including an analog/digital converter for converting an analog data having an analog format and for forming a picture and a control signal for the analog data into a digital data and a digital control signal; an image processing part for deciding a timing format of the digital data and generating a control signal for the digital data; and an encoder for encoding the digital data and the digital control signal output from the image processing part into encoded digital data and encoded digital control signal having a RSDS specification;
a display module in electrical communication with the signal converting board, said display module comprising:
a control board including a power supply part for converting a constant-voltage into a predetermined voltage level;
a gray scale generating part for generating a gray scale voltage using the predetermined voltage level of the voltage converting part;
a gate voltage generating part for generating a gate on/off voltage using the predetermined voltage level of the voltage converting part; and
a transmission line for transmitting the encoded ~~image~~ digital data and the control signal;

a first connecting member having a data driver for generating a column signal from the image data, the control signal, and the gray scale voltage[[;]], wherein the data driver comprises a decoder to decode the encoded digital data and the encoded digital control signal into TTL data;

a second connecting member having a scan driver for generating a scan signal from the control signal and the gate on/off voltage; and

a flat panel for displaying an image using the scan signal and the column signal.

7. (Currently Amended) The flat panel display of claim 6, wherein said data driver decoder comprises:

C/mt
a first decoding means for decoding the encoded digital data and the encoded digital control signal into the TTL data;

a first register means for temporarily storing the TTL data decoded by the first decoding means; and

a first signal processing means for generating and outputting a column signal using the TTL data stored in the first register means, the control signal, and the gray scale voltage.

8. (Currently Amended) The flat panel display of claim 7, wherein the digital data and the digital control signal are transmitted in a mixed signal within a single channel, ~~are~~ and after being decoded by the first decoding means, ~~are the TTL data is~~ divided to be stored at a first register and a second register of the first register means; and ~~are~~ output to the first signal processing means.

9. (Currently Amended) The flat panel display of claim 7, wherein the digital data and the digital control signal are separately transmitted through respective corresponding channels; ~~are and after being~~ respectively decoded by a first decoder and a second decoder of the first decoding means the TTL data is, ~~are~~ divided to be stored at a third register and a fourth register of the first register means, ~~and are~~ output to the first signal processing means.

10. (Currently Amended) The flat panel display of claim 6, wherein said scan driver comprises:

a second decoding means for decoding the encoded digital control signal;

a second register means for temporarily storing the encoded digital control signal decoded by the second decoding means; and

a second signal processing means for generating a scan signal using the decoded control signal stored in the second register means and the gate on/off voltage.

11. (Currently Amended) A flat panel display, comprising:

a flat panel display having a plurality of data lines and a plurality of scan lines formed in a matrix configuration;

a system including a image signal processing part, a power output part, and encoder part, wherein the image signal processing part generates a data signal and a control signal and the encoder part receives the data signal and the control signal and transmits RSDS signals; and

a control board including a gray scale generating part, a gate voltage generation part, power supply part and connected to the flat panel display with a plurality of connecting members, wherein the plurality of connecting members include a plurality of column driver

integrated circuits for receiving RSDS signals from the encoder and decoding the RSDS signals into a TTL signal.

12. (Previously Presented) The flat panel display of claim 11, wherein the flat panel display is a liquid crystal display.

13. (Previously Presented) The flat panel display of claim 11, wherein the plurality of connecting members apply the RSDS signals to the corresponding column driver integrated circuits.

cl
amt
14. (Currently Amended) The flat panel display of claim 12, wherein the plurality of column driver integrated circuits convert the RSDS signals into ~~a~~ the TTL signal and generates a driving signal.

15. (Currently Amended) The flat panel display of claim 11, wherein the TTL signal is converted into a column signal and output to the plurality of data lines.

16. (Currently Amended) The flat panel display of claim 11, wherein the column driver integrated circuit further comprises:

a first decoder connected to a data transmission channel for receiving the RSDS signal from the encoder and converting into a first TTL signal;

a first register in electrical communication with the first decoder for temporally storing the first TTL signal;

a second decoder connected to a control signal transmission channel for receiving the RSDS signal from the encoder and converting into a second TTL signal; and

a second register in electrical communication with the second decoder for temporally storing the second TTL signal, controlling the first register, and outputting control signals to a shift register for outputting a column signal.

17. (Previously Presented) The flat panel display of claim 16, wherein the first register selectively outputs signals to a data latch.

CI could
18. (Previously Presented) The flat panel display of claim 16, wherein the second register selectively outputs control signals to at least one of the first register, the shift register, a data latch a converter and a buffer.

19. (New) The flat panel display of claim 6, wherein the encoded digital data and the control signal are mixed with the encoder and transmitted through a single channel.

20. (New) The flat panel display of claim 1, wherein encoder mixes the image data with the control signal to transmit a mixed single through a signal channel.
